70 nm silicon-oxide-nitride-oxide-silicon (SONOS) memory cells with an ultra-thin oxide-nitride-oxide (ONO) film on an silicon-on-insulator (SOI) wafer are fabricated. If we consider the program/erase threshold voltage window as 2 V, the program time is approximately 1 ms at an 8 V program voltage and the erase time is about 200 us at a À6 V erase voltage using FN write and the 2-sided hot hole injection method. It is observed that the 2-sided hot hole injection can completely erase the electrons in the ONO thin film on a 70 nm channel. The memory window is almost constant after 100,000 cycles, and the retention characteristics show that the threshold voltage after 10 6 s is predicted as 0.75 V by extrapolation.
Introduction
The Si floating gate structure is widely used in electrically erasable programmable read only memory (EEPROM). The floating-gate-type EEPROMs employ tunneling oxides thicker than 7 nm, which are required to guarantee retention characteristics, and require high voltage operation due to programming/erase electric fields over 6 MV/cm.
1) The International Technology Roadmap for Semiconductors (ITRS) also indicates that it would be a difficult challenge, beyond the year 2005, to achieve both reliability and lowvoltage operation for floating-gate-type EEPROMs.
2) However, in the case of SONOS memory, silicon nitride and its interface with silicon dioxide provide an alternative for the charge storage where the highly localized storage of charge at an increased number of sites may allow a further scaling of the insulator thickness. A higher scalability of the ONO film thickness due to the reduced trapping cross section of defects and improved deposition techniques employed may provide SONOS structures with attractive power and scalability characteristics for the smallest dimensions. These defect characteristics also allow the reduction in thickness of the control oxide while maintaining the charge retention characteristics. 3, 4) The reduction of the gate stack thickness leads to lower voltage operation and the use of nitride simplifies fabrication issues in these structures. 5) In this paper, we present the fabrication of a scaled-down SONOS memory cell with 70 nm gate length on the ultrathin oxide-nitride-oxide (2.3/12/4.5 nm) film for vertical scaling, and the characteristics of the fabricated devices. We focus on improving erase characteristics by 2-sided hot hole erase and low-voltage operation.
Fabrication
We fabricated SONOS memory devices with 70 nm gate length and 30 nm channel width on SOI substrates using the conventional complementary metal oxide semiconductor (CMOS) processing technology for an embedded memory. The channel was defined by the sidewall patterning method. The channel implantation was performed by BF 2þ ions and B þ ions. Then, 2.3-nm-thick tunneling oxide was grown at 900
C. Subsequently, a Si 3 N 4 film of 12 nm and the blocking oxide layer of 4.5 nm were deposited by low pressure chemical vapor deposition (LPCVD). Figure 1 shows a transmission-electron micrograph of the cross section of this grown and deposited memory stack where the dark region is silicon nitride. The Auger sputter profile is provided for reference; there is likely to be an intermixing of nitride and oxide at the interface and the trapping is related to the range of traps that exist in the nitride and in the interface region. Our measurements and analysis would have to correlate to the range of these traps. Their characteristics (energy and capture cross-section) and their positions are all significant for the time-domain and voltage dependence of the observed charging, discharging, and retention characteristics. After the poly-silicon gate patterning using the sidewall patterning method, a source/drain extension region was formed with low energy As 2þ ion implantation. Finally, deep source/ drain regions were formed by implanting As þ ions and rapid thermal annealing was carried out to activate them. Figure 2 shows the cross section of the device across the channel. Figure 3 illustrates the simulated results of the SONOS memory device having 70 nm gate length by using TSU-PREM IV process simulation. We could confirm the doping profile and the perfect formation of 50 nm effective channel length. Figure 4 shows the transfer characteristics of the fabricated devices. The subthreshold swing is about 90 mV/ dec. on 70 nm nMOSFETs with 2.3 nm thermal oxide, 12 nm nitride, and 4.5 nm LPCVD oxide. They also illustrate that its shallow S/D extension suppresses drain induced barrier lowering (DIBL), which is less than 30 mV. Thus the device does not show any punch-through. But the saturated drain current is very low, because the contact resistance is very high due to over-etch of silicon and absence of silicidation. 2 V, the program time is about 1 ms at 8 V program voltage, and this programming time is sufficiently short for the use of semiconductor memories as massive data storage. 5) In the case of erase time characteristics by the F-N tunneling method, the erase time is about 100 ms for the same threshold voltage window at À8 V erase voltage, as shown in Fig. 6 . The erase time is somewhat slow, and it is due to the injection of electrons through the top oxide from the gate. 6) To solve this problem, several methods were introduced recently. Using a high k material instead of SiO2 thin film is suitable for decreasing the electrons from the top oxide due to the capacitive coupling. But the high k material has numerous trap charges and the usage of a high k material is currently not suitable in CMOS process. We will solve this problem using the hot hole erase method as a bias condition. 7) Figures 7 and 8 show the erase characteristics of SONOS memory as a function of erasing time for various source and gate bias values, respectively, by the 1-sided hot hole erase method. The erase time by the hot hole erase method is not sufficiently fast for practical applications. In the case of the 1-sided hot hole erase method, the electrons remain on the other side of the ONO film. Figure 9 shows the erased threshold voltage vs time for several bias conditions of the 2-sided hot hole injection. The erase time is about 1 ms with a 2.5 V memory window and improved by a factor of 2 compared to the FN ease method. These improved results can be explained by completely erasing all the electrons charged in silicon nitride using the 2-sided hot hole erase method. Figure 10 shows the endurance characteristics after various erase and write cycles. The memory window was almost constant after 100,000 cycles by FN programming and the 2-sided hot hole erase. But the threshold voltage of the program state increases, because the interface charges cause the slope of subthreshold swing to increase. The retention characteristics are shown in Fig. 11 . The threshold voltage after 10 6 s is predicted as 0.75 V by extrapolation. The reasons for poor retention are the cycles of endurance, which cause the interfacial traps of tunnel oxide to be generated by the hot holes. The erase method using hot hole generation in a flash memory is well known to cause damage of the oxide. But it is expected that D2 annealing will prevent the degradation of tunnel oxide. 8) 
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Conclusions
We fabricated 70 nm SONOS memory cells using an ultra-thin ONO film on an SOI wafer and characterized them using FN programming and the 2-sided hot hole erase injection. The erase characteristics were improved from 100 ms to 200 us at À6 V by the 2-sided hot hole erase method. In addition, superior endurance characteristics were obtained in this work. Furthermore, the retention will be improved using D2 annealing. Vg 12V/1ms Vg/Vd/Vs-6V/5V/5V/5ms After 100,000cycles 0.75V Fig. 11 . Retention characteristics. These characteristics guarantee 0.75 V threshold voltage window for more than 10 6 s at 85Ã.
